flipflop - If a flip flop has a setup violation and goes metastable, is it guaranteed to settle to the input value when it finishes oscillating? - Electrical Engineering Stack Exchange
Inducing Metastability
Regenfall Individualität Wiege matastable state flip flop avr input Küste Härte Tot in der Welt
111/9/2005EE 108A Lecture 13 (c) 2005 W. J. Dally EE108A Lecture 13: Metastability and Synchronization Failure (or When Good Flip-Flops go Bad) - ppt download
Metastability in FPGAs - HardwareBee
January (issue #378) Circuit Cellar - Circuit Cellar